Sub-10-nm Asymmetric Junctionless Tunnel Field-Effect Transistors

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Two-Dimensional MX2 Semiconductors for Sub-5 nm Junctionless Field Effect Transistors

Two-dimensional transitional metal dichalcogenide (TMDC) field-effect transistors (FETs) are proposed to be promising for devices scaling beyond silicon-based devices. We explore the different effective mass and bandgap of the channel materials and figure out the possible candidates for high-performance devices with the gate length at 5 nm and below by solving the quantum transport equation sel...

متن کامل

Junctionless ferroelectric field effect transistors based on ultrathin silicon nanomembranes

The paper reported the fabrication and operation of nonvolatile ferroelectric field effect transistors (FeFETs) with a top gate and top contact structure. Ultrathin Si nanomembranes without source and drain doping were used as the semiconducting layers whose electrical performance was modulated by the polarization of the ferroelectric poly(vinylidene fluoride trifluoroethylene) [P(VDF-TrFE)] th...

متن کامل

MoS2 Field-Effect Transistor with Sub-10 nm Channel Length.

Atomically thin molybdenum disulfide (MoS2) is an ideal semiconductor material for field-effect transistors (FETs) with sub-10 nm channel lengths. The high effective mass and large bandgap of MoS2 minimize direct source-drain tunneling, while its atomically thin body maximizes the gate modulation efficiency in ultrashort-channel transistors. However, no experimental study to date has approached...

متن کامل

Scaling junctionless multigate field-effect transistors by step-doping

Articles you may be interested in Graphene nanopore field effect transistors Self-aligned graphene field-effect transistors with polyethyleneimine doped source/drain access regions Appl.

متن کامل

Towards Sub-10 nm Diameter III-V Vertical Nanowire Transistors

Towards the demonstration of sub-10 nm III-V vertical fin and nanowire MOSFETs, a novel alcohol-based digital-etch technology has been developed. The new technique minimizes the mechanical forces exerted on vertical nanowire structures. A consistent 1 nm/cycle etching rate on both InGaAs and InGaSb-based heterostructures has been obtained. This is the first demonstration of digital etch on anti...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Journal of the Electron Devices Society

سال: 2014

ISSN: 2168-6734

DOI: 10.1109/jeds.2014.2330501